

Computer Design

CPE 432

Homework 1

- ✓ • Solve the following problems from Chapter 1 of your textbook: **1.1, 1.4, 1.9, 1.10, and 1.14.**
- ✓ • Show how to implement the addressing modes in Figure B.6 using the first three addressing modes.
- ✓ • Write code sequences to implement $D=(A-B)*(A-C)$; on the four ISA classes.
- ✓ • Using pipeline diagrams, find how many cycles are needed to execute the following code sequence.
 - a. When stalls are used to solve hazards and branch instructions are resolved in the Execute stage.
 - b. When full forwarding paths are used plus stalls (when needed), one branch delay slot, and branch instructions are resolved in the Decode stage.

```
lw    r1, 0(r2)
add   r3, r1, r1
sw    r3, 0(r2)
beq   r4, r4, skip
andi  r3, r3, 0
skip: sw    r3, 4(r2)
```

1.1

Chip	DieSize mm ²	Defect rate per mm ²	Size nm	Transistors millions
IBM Power5	389	.30	130	276
Sun Niagara	380	.75	90	279
AMD Opteron	199	.75	90	233

a) AMD Opteron Yield

$$\text{Pic Yield} = \text{Wafer Yield} \times \left(1 + \frac{\text{Defects per unit area} \times \text{Die area}}{4.0}\right)$$

$$\text{Yield} = 0.75 \times \frac{199}{10 \times 10} = 0.75 \times 1.99$$

$$\text{Yield} = \left(1 + \frac{0.75 \times 199/100}{4.0}\right)^{-4.0} = (1.37)^{-4.0}$$

$$= 0.28$$

b) Sun Niagara Yield

$$\text{Yield} = \left(1 + \frac{0.75 \times 380/100}{4.0}\right)^{-4.0} = (1.71)^{-4.0}$$

$$= 0.12$$

c) Because the Niagara chip is larger

so it has large probability of defects per die

	Product	Perf. P	Power
Processor	Sun Niagara 8-core	1.2 GHz 184-pin	72-79W peak 48.9-66 2.3W
DRAM	Kingston 1GB		
HDD	DiamondMax 16	5400 rpm	7.0W, 2.9W idle
	DiamondMax 9	7200 rpm	7.9W, 4.0W idle

a) Maximum load, P.S. efficiency = 70%

P.S. wattage = ?

$$1 \text{ Niagara} + 2 \text{ GB memory} + 2 \text{ HD}$$

$$\begin{aligned} \text{Peak Power Consumption} &= 79 + 2 * 2.3 + 2 * 7.9 \\ &= 79 + 4.6 + 15.8 \\ &= 99.4 \end{aligned}$$

$$\begin{aligned} \text{P.S. Wattage} &= 99.4 / 0.7 \\ &= 142 \text{ W} \end{aligned}$$

b) HD 40% idle

$$\begin{aligned} \text{HD Power Consumption} &= 0.4 * 4.0 + 0.6 * 7.9 \\ &= 1.6 + 4.74 \\ &= 6.34 \text{ W} \end{aligned}$$

c) 5400 idle time = ?

$$\begin{aligned} \text{Idle time} &= 1 - (0.4 * \frac{7200}{5400}) = 1 - 0.8 \\ &= 0.2 \end{aligned}$$

1.9
Single Processor

$$(a) FIT = 100 , \text{ MTTF} = ?$$

$$\text{MTTF} = \frac{10^9}{100} = \underline{\underline{10^7}} \text{ hours}$$

$$(b) \text{ MTTR} = 24 \text{ hours} , \text{ availability} = ?$$

$$\text{Availability} = \frac{\text{MTTF}}{\text{MTTF} + \text{MTTR}} = \frac{10^7}{10^7 + 24} = \\ = 99.99976\%$$

1.10 1000 processors , MTTF = ?

$$FIT = 1000 * 100 = 100,000$$

$$\text{MTTF} = \frac{10^9}{100,000} = 10^4 \text{ hours}$$

1.14

Dual Processor

Application 1 needs 80% of the resources
 " 2 " " 20% " "

a) 40% of App 1 is parallelizable

$$\text{Speedup} = \frac{1}{(1-f) + f/2} = \frac{1}{1-0.4 + 0.4/2}$$

$$= \frac{1}{0.6 + 0.2} = \frac{1}{0.8} = \underline{\underline{1.25}}$$

b) 99% of App 2 is parallelizable

$$\text{Speedup} = \frac{1}{1-0.99 + 0.99/2} = \frac{1}{0.01 + 0.495}$$

$$= \frac{1}{0.505} = \underline{\underline{1.98}}$$

c) Parallelize system App 1

$$\text{System Speedup} = \frac{1}{0.2 + 0.8/1.25} = \frac{1}{0.2 + 0.64}$$

$$= \frac{1}{0.84} = \underline{\underline{1.19}}$$

d) Parallelize App 2

$$\text{System Speedup} = \frac{1}{0.8 + 0.2/1.98} = \frac{1}{0.8 + 0.101}$$

$$= \frac{1}{0.9} = \underline{\underline{1.11}}$$

Addressing Modes

- Register indirect Add $r_4, (r_1)$ \equiv Add $r_4, o(r_1)$
- Indexed Add $r_3, (r_1+r_2)$ \equiv Add r_1, r_2
 Add $r_3, o(r_1)$
- Direct Add $r_1, (\text{loop})$ \equiv Add $r_1, \text{loop}(r_0)$
- Mem indirect Add $r_1, O(r_3)$ \equiv lw $r_3, o(r_3)$
 Add $r_1, o(r_3)$
- Auto inc Add $r_1, (r_2) +$ \equiv add $r_1, o(r_2)$
 Addi $r_2, \#4$
- Auto dec Add $r_1, -(r_2)$ \equiv Addi $r_2, \# -4$
 add $r_1, o(r_2)$
- Scaled Add $R_1, \text{loop}(r_2)[R_3]$ \equiv muli $r_3, \#4$
 add r_2, r_3
 add $r_1, \text{loop}(r_2)$

ISA Classes

$$D = (A + B) * (A - C);$$

(a) Stack

```
push A
push B
sub
push A
push C
sub
mul
pop D
```

(b) Accumulator

```
lw A
sub B
sw T
lw A
sub C
mul T
sw D
```

(c) Register-Memory

```
lw r1, A
sub r1, B
lw r2, A
sub r2, C
mul r1, r2
sw r1, D
```

(d) Register-Register

```
lw r1, A
lw r2, B
sub r1, r2
lw r3, A
lw r4, C
sub r3, r4
mul r1, r3
sw r1, D
```

Pipeline Diagrams

