 | Sunday 13:00-14:00 |
| Tuesday 10:00-11:00 |
| Section 1: Mon and Wed 12:30-14:00, EE 101 |
-
Patterson and Hennessy. Computer Organization & Design: The Hardware/Software Interface, 2nd ed., Morgan Kaufmann, 1997.
-
Hennessy, Patterson, and Goldberg. Computer Architecture: A Quantitative Approach, 3rd ed., Morgan Kaufmann, 2002.
|
Overview of Performance Evaluation |
|
Measurement Techniques and Tools |
Mid-Term exam
|
Probability Theory and Statistics |
|
Experimental Design and Analysis |
Second exam
|
Simulation |
|
Queuing Models |
Final exam
Assignment 2 Due 7/11/2005
Assignment 3 (Due December 21, 2005)
A good reference for Verilog is Hyde's Handbook on Verilog HDL
VeriLogger Pro from SynaptiCAD is a good Verilog simulation environment.
Use the following library in your Verilog simulations: lib431.v
Assignment 4 (Due December 28, 2005)
Assignment 5 (Due January 4, 2006) Assignment5.zip