

**0907432 Computer Architecture and Organization 2 (Spring 2022)**

**Quiz 2B**

رقم التسجيل:

الاسم:

**Instructions:** Time **10** minutes. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. No questions are allowed.

**P1.** Assume that you have a two-way associative cache with the following specifications: 4 sets, block size = 16 bytes, word size = 4 bytes, address width = 16 bits, and least recently used replacement policy. Similar to the example given in the class, complete the following table for the access sequence shown. *Note that the shown addresses are byte addresses in hexadecimal.*

Byte Addr.	Block Addr.	Cache Index	Hit/Miss	Set 0		Set 1		Set 2		Set 3	
0x04	<b>0</b>	<b>0</b>	<b>Miss</b>	M[0]							
0x60	<b>6</b>	<b>2</b>	<b>Miss</b>	M[0]				M[6]			
0x88	<b>8</b>	<b>0</b>	<b>Miss</b>	M[0]	M[8]			M[6]			
0xC4	<b>C</b>	<b>0</b>	<b>Miss</b>	M[C]	M[8]			M[6]			
0x64	<b>6</b>	<b>2</b>	<b>Hit</b>	M[C]	M[8]			M[6]			
0x84	<b>8</b>	<b>0</b>	<b>Hit</b>	M[C]	M[8]			M[6]			
0x00	<b>0</b>	<b>0</b>	<b>Miss</b>	M[0]	M[8]			M[6]			

<Good Luck>