## Midterm Exam

رقم التسجيل:

Instructions: Time 60 minutes. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. There are six problems and each problem is for 5 marks.

<Good Luck>

P1. Suppose we have two implementations of the same instruction set architecture. Computer A has a clock rate of 3.0 GHz and a CPI of 1.5 for some program, and Computer B has a clock rate of 4.5 GHz and a CPI of 3.0 for the same program. Which computer is faster for this program and by how much?

## Solution:

$\mathbf{C P U}$ time $=\mathbf{I C} \times \mathbf{C P I} / \mathbf{f}$

## Assume the instruction count is I

CPU time $_{A}=\mathbf{I} \times 1.5 / 3.0 \mathrm{GHz}=\mathbf{I} / 2 \mathrm{~ns}$
CPU time $_{\text {B }}=\mathbf{I} \times 3.0 / 4.5 \mathrm{GHz}=2 \mathrm{I} / 3 \mathrm{~ns}$
A is faster by $(2 I / 3) /(I / 2)=4 / 3$ times

P2. With reference to the RISC-V pipeline with forwarding studied in the class, what are the decimal values on the busses A, B, C, D, and E? Assume that the add and ld instructions shown in the diagram below are in the execute and write-back stages, respectively. Also, assume that the contents of registers $\mathbf{x 1} \mathbf{x} \mathbf{x}$, and $\mathbf{x} 3$ are 1,2 , and 3 , respectively, and all memory locations contain zeros.

A: 2
B: 0
C: 1
D: 0
E: 3

P3. Assume that the following loop is executed by a speculative pipelined processor of degree 2. This processor uses reservation stations, common data buses, and reorder buffer. The fetch stage takes one cycle, and the issue stage takes one cycle. The multiply execution takes three cycles, integer/branch takes one cycle, and load takes two cycles ( 1 cycle for address calculation and 1 cycle for data memory access). The processor has one address calculation unit, one memory access unit, one integer ALU unit, and one branch unit. Assume also that branch prediction is used, and the branch instruction is predicted correctly as taken at the end of the first iteration. Use the multi-cycle pipeline diagram below to specify the execution of the loop's first iteration and the loop's first instruction of the second iteration.

```
LOOP: ld x10, 0(x13)
ld x11, 8(x13)
mul x12, x10, x11
add x14, x14, x10
subi x13, x13, 16
bnez x12, LOOP
```

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOOP: ld $\mathrm{x} 10,0$ (x13) | F | I | A | M | W | C |  |  |  |  |  |  |  |  |  |
| ld $\mathrm{x} 11,8(\mathrm{x} 13)$ | F | I |  | A | M | W | C |  |  |  |  |  |  |  |  |
| mul $\mathrm{x} 12, \mathrm{x} 10, \mathrm{x} 11$ |  | F | I |  |  |  | E | E | E | W | C |  |  |  |  |
| add x14, x14, x10 |  | F | I |  |  | E | W |  |  |  | C |  |  |  |  |
| subi x13, x13, 16 |  |  | F | I | E | W |  |  |  |  |  | C |  |  |  |
| bnez x12, LOOP |  |  | F | I |  |  |  |  |  |  | E | W | C |  |  |
| LOOP: ld $\mathrm{x} 10,0$ (x13) |  |  |  | F | I |  | A | M | W |  |  |  | C |  |  |

P4. Assume that you have a hard disk with the following specifications: $15,000 \mathrm{rpm}, 4$-ms average seek time, 8 -ms maximum seek time, $0-\mathrm{ms}$ controller overhead, and idle disk. What are the minimum and maximum times in milliseconds required to read one complete cylinder?

The solution is:
Minimum time $=$ rotation time $=\mathbf{6 0} / \mathbf{1 5 , 0 0 0}=\mathbf{4} \mathrm{ms}$
Maximum time $=$ max seek time + max rotational latency + rotation time
$=8+4+4=16$

P5. Unroll the following loop three times and use the table below to schedule the unrolled loop efficiently for the static dual-issue processor described in the class.

```
Loop: addi x1,x1,1 // increment value in x1
    sd x1,0(x20) // store the value
    addi x20,x20,-8 // decrement pointer
    blt x22,x20,Loop // branch if x22 < x20
```

|  | ALU/branch | Load/store | Cycle |
| :--- | :--- | :--- | :---: |
| Loop: | addi $\times 1, \times 1,1$ |  | 1 |
|  | addi $\times 20, \times 20,-24$ | sd $\times 1,0(x 20)$ | 2 |
|  | addi $\times 1, \times 1,1$ |  | 3 |
|  | addi $\times 1, \times 1,1$ | sd $\times 1,16(x 20)$ | 4 |
|  | blt $\times 22, \times 20$, Loop | sd $\times 1,8(x 20)$ | 5 |
|  |  |  | 6 |
|  |  |  | 7 |

P6. A DDR3-SDRAM chip has 8 memory array banks, and each array is 32,768 rows and 128 columns. What is the chip's capacity in Gbits given that each array cell is 128 bits?

## The solution is:

$$
\begin{aligned}
\text { Size } \quad & =\text { Banks } * \text { Rows } * \text { Columns * Cell size } \\
& =8 * 32,768 * 128 * 128 \\
& =2^{3} * 2^{5} * 2^{10} * 2^{7} * 2^{7} \\
& =2^{32} \\
& =4 \text { Gbits }
\end{aligned}
$$

