

0907731 Advanced Computer Architecture (Fall 2021)
Midterm Exam

.....: الاسم:: رقم التسجيل:: رقم التسلسل:


Instructions: Time **60** min. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. No questions are allowed. There are six problems, and each problem has 5 points.

P1. The single processor performance improvement has slowed down after 2002. What are the main three reasons for this slowdown?

The solution:

- 1. Increasing the processor clock rate further generates excessive heat that cannot easily be dissipated.**
- 2. The available application instruction level parallelism is limited and is difficult to be exploited further.**
- 3. Increasing the number of transistors on the processor chip is slowing.**

P2. Given the following graph that shows the change of processor price over time,



a) Why some processors are more expensive than others?

The solution:

More powerful processors have larger chips and are more expensive to design and manufacture.

b) Why prices fall in steps not steadily?

The solution:

Processor prices fall based on marketing decisions particularly when newer models are introduced and yield improves.

P3. Assume that you have a two-way associative cache with the following specifications: address width = 32 bits, size = 16 Kbytes, block size = 128 bits, and write back scheme.

a) How many sets does this cache have?

The solution is:

$$\begin{aligned}\text{Number of sets} &= \text{cache size} / \text{associativity} / \text{block size in bytes} \\ &= 16 \text{ KB} / 2 / (128/8) \\ &= 512 \text{ sets}\end{aligned}$$

b) In addition to the data bits, what is the size of the other bits that each block has (e.g., tag, valid)?

The solution:

$$\begin{aligned}\langle \text{block offset} \rangle &= \lg_2(\text{block size in bytes}) = \lg_2(128/8) = 4 \text{ bits} \\ \langle \text{index} \rangle &= \lg_2(\text{No. of sets}) = \lg_2(512) = 9 \text{ bits} \\ \langle \text{tag} \rangle &= 32 - \langle \text{index} \rangle - \langle \text{block offset} \rangle = 32 - 4 - 9 = 19 \text{ bits} \\ \text{Total additional bits} &= \langle \text{tag} \rangle + \text{valid bit} + \text{dirty bit} = 21 \text{ bits}\end{aligned}$$

P4. Assume that you have a 4 Gbit DDR3-1600 SDRAM chip that has data width of 8 bits.

a) How many rows does this chip has knowing that it has 1024 columns in each of its 8 banks?

The solution is:

$$\begin{aligned}\text{Number of locations} &= \text{Size} / \text{data width} = 4 \text{ Gbit} / 8 \text{ bits} = 512 \text{ M} \\ \text{Number of rows} &= \text{Number of locations} / \text{banks} / \text{columns} \\ &= 512 \text{ M} / 8 / 1024 = 512 \text{ K} / 8 = 64 \text{ K rows}\end{aligned}$$

b) What is its peak transfer rate in bytes per second?

The solution:

$$\begin{aligned}\text{Peak transfer rate} &= 1600 \text{ M transfers/sec} * 1 \text{ byte} \\ &= 1600 \text{ Mbytes/sec}\end{aligned}$$

P5. Using the following multicycle pipeline diagram, show the execution of one iteration of the following RISC-V loop on the 5-stage pipeline studied in the class. Assume that the pipeline has all necessary forwarding paths, branch instructions are resolved in the decode stage without branch prediction, and the branch if not zero (bnz) instruction is not taken. Also show the execution of the instruction I7 that comes after this loop.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Loop: lw x1,0(x2)	<i>F</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>											
addi x1,x1,1		<i>F</i>	<i>D</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>									
sw x1,0(x2)			<i>F</i>	<i>F</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>								
addi x2,x2,4					<i>F</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>							
sub x4,x3,x2						<i>F</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>						
bnz x4,Loop							<i>F</i>	<i>D</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>				
I7										<i>F</i>	<i>D</i>	<i>E</i>	<i>M</i>	<i>W</i>		

P6. Assume that the following RISC-V loop is executed by a speculative pipelined processor. This processor uses reservation stations, common data bus, and reorder buffer. All stages take one cycle each. The processor has one address calculation unit, one memory access unit, two integer ALU units, one branch unit, and one FP unit. Using the multi-cycle pipeline diagram below, specify the execution of these instructions in this processor pipeline. Assume that the branch is correctly predicted as a taken branch. Note that the last instruction below is the first instruction of the loop's second iteration.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Loop: lw x1,0(x2)	<i>F</i>	<i>I</i>	<i>A</i>	<i>M</i>	<i>W</i>	<i>C</i>										
addi x1,x1,1		<i>F</i>	<i>I</i>			<i>E</i>	<i>W</i>	<i>C</i>								
sw x1,0(x2)			<i>F</i>	<i>I</i>	<i>A</i>				<i>C</i>							
addi x2,x2,4				<i>F</i>	<i>I</i>	<i>E</i>		<i>W</i>		<i>C</i>						
sub x4,x3,x2					<i>F</i>	<i>I</i>			<i>E</i>	<i>W</i>	<i>C</i>					
bnz x4,Loop						<i>F</i>	<i>I</i>				<i>E</i>	<i>W</i>	<i>C</i>			
lw x1,0(x2)							<i>F</i>	<i>I</i>	<i>A</i>	<i>M</i>	<i>W</i>				<i>C</i>	

<Good Luck>