0907432 Computer Design (Fall 2017) <u>Quiz 1</u>															
نىعبة: 1	رقم الش		<u>- سببي</u> الرقم التسلسلي:							الاسم:					
pace provided and Q1. Assume that the decode stage and	l limit you ne 5-stage d solves d	pipelined processor stu ata hazards through for	rovide Good L died in wardir	d. N <i>uck></i> n the ng an	o qu > clas id sta	s resalls.	ons a olve: Use t	re a l s bra the p	llowe nch i ipelin	e d . nstru ne di	oction	ns in n bel	the ow to)	
		executes the instruction led to fetch and comple												1	
now many eyere	is ure need			01100	ation			1041	11150				5 ma	rks	
Address		Instruction	1	2	3	4	5	6	7	8	9	10	11	12	
00000100	lw \$	1, 4(\$2)	F	D	E	Μ	W								
00000104	bne \$	1, \$0, 1		F	D	D	▼D	E	Μ	W					
00000108	sw \$	0, 4(\$2)			F	F	F	n	n	n	n				
0000010C	sub \$	3, \$4, \$5						F	D	E	Μ	W			
	M	E RF	ch the	RJ RJ eck	in Re	ad .eac	17	ł		-pr			T,	•	
		D.Rs - Forwa D.Branch Uni	dig t												
		W.R.	1 W. R	Legh	Ni	te									

Note that the circuit in red is only needed when the register file does not forward written data to the output in one cycle.

Q3. For the processor described above, draw the circuit needed in the hazard detection unit to detect the data hazard in the shown branch instruction. Design this circuit using basic logic gates.

