| | 0907432 Computer Design (Summer 2014) Midterm Exam | | | | | | | | |
|---|---|--|--|--|---|--------------------------------|--|--|--|
| | 1 | رقم الشعبة: | م التسلسلي: | الرق | الاسم: | | | | |
| Instructions: Time 50 minutes. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. No questions are allowed. <good luck=""></good> | | | | | | | | | |
| Q1. A pro inst seq | ssume ocessor tructior juence. | that you have the M can issue packets n. Using the table Also specify how p | MIPS with static dual issue each packet comprising of below, prepare your be many cycles are needed to <u>f</u> | processor stuc of one ALU/b st code sche <u>Setch and com</u> | lied in the class. Remember tha ranch instruction and one men dule for the following instru- plete executing these instruction | t this mory ction ns. | | | |
| | add | r5 r2 r1 | | | [10 m | ur ksj | | | |
| | 1 | $r_3 \Lambda(r_5)$ | | | | | | | |
| | w] _{1.7} | r_{2}^{10} (r_{2}^{10}) | | | | | | | |
| | ⊥w or | $r_{2}, 0(r_{2})$ | | | | | | | |
| | OL GW | $r_{3} = 0 (r_{5})$ | | | | | | | |
| | 5 W] 1.7 | $r_{11} 0 (r_{10})$ | | | | | | | |
| | ⊥w addi | $r_{10} r_{10} d$ | | | | | | | |
| | auui | $r_{11} 0 (r_{10})$ | | | | | | | |
| | 5 W | 111,0(110) | | | | | | | |
| - | Packet | A | LU/branch | | Load/store |] | | | |
| | 1 | add r | 5,r2,r1 | lw | r2,0(r2) | | | | |
| | 2 | nop | | lw | r3,4(r5) | | | | |
| | 3 | addi ri | 10, r 10,4 | lw | r11,0(r10) | | | | |
| | 4 | or ri | 3,r5,r3 | SW | r11,0(r10) | | | | |
| | 5 | nop | | SW | r3,0(r5) | | | | |
| | 6 | | | | | | | | |

Number of cycles = 5 + 4 = 9 cycles

7

Q2. Assume that the following code sequence is executed by a triple-issue speculative pipelined processor. This processor uses reservation stations, common data buses, and reorder buffer. The fetch stage takes one cycle and the issue stage takes one cycle. The integer latency is 1 cycle and the load latency is 2 cycles (1 cycle for address calculation and 1 cycle for data memory access). The processor has two address calculation units, two memory access units, two integer ALU units, and one branch unit. Assume that the addi instruction generates an overflow exception. Using the multi-cycle pipeline diagram below, specify the execution of these instructions in this processor pipeline.

[10 marks]

| | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-------------------|------------|---|---|---|---|---|---|---|---|---|----|----|----|-----|----|----|
| add | r5,r2,r1 | F | Ι | E | W | С | | | | | | | | | | |
| lw | r3,4(r5) | F | Ι | | | Α | Μ | W | С | | | | | | | |
| lw | r2,0(r2) | F | Ι | A | Μ | W | | | С | | | | | | | |
| or | r3,r5,r3 | | F | Ι | | | | | E | W | С | | | | | |
| SW | r3,0(r5) | | F | Ι | | Α | | | | | С | | | | | |
| lw | r11,0(r10) | | F | Ι | Α | Μ | W | | | | С | | | | | |
| addi | r10,r10,4 | | | F | Ι | E | W | | | | | С | | | | |
| SW | r11,0(r10) | | | F | Ι | | | Α | | | | Ν | | | | |
| Exception Routine | | | | | | | | | | | | | F | ••• | | |

Q3. Assume that you have a MIPS processor with direct-mapped primary cache that has 128 blocks and its block size is 32 bytes.

A) How many bits is the cache index?

 $<index> = lg_2 128 = 7 bits$

B) How many bits is the cache tag?

<body>

 <block offset> = lg2 32 = 5 bits

 <tag> = 32 - 7 - 5 = 20 bits

C) What is the total number of bits in this cache assuming that it is a write-back cache?

[2 marks]

[2 marks]

[2 marks]

```
Total size = number of blocks × (block size + tag size + valid bit + dirty bit)
= 128 × (32×8 + 20 + 1 + 1)
= 35,584 bits
```

D) Complete the following table that shows the byte addresses of six accesses to this cache in hexadecimal. Assume that the cache was empty before these accesses. For every byte address, specify whether the access is a hit or miss and specify the miss type (compulsory, capacity, conflict) for the miss accesses.

[4 marks]

| Byte Address | Hit or miss | Miss Type |
|--------------|-------------|------------|
| 00000000 | Miss | Compulsory |
| 00000010 | Hit | |
| 00001004 | Miss | Compulsory |
| 00001008 | Hit | |
| 00000000 | Miss | Conflict |
| 0000001C | Hit | |