

Quiz 2

رقم الشعبة: 1

الرقم التسلسلي:

الاسم:

**Instructions:** Time **15** minutes. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. **No questions are allowed.**

<Good Luck>

**Q1.** Assume that you have a processor connected to DDR-DRAM memory through a 64-bit bus. Assume also that this bus has a 1-GHz clock and the processor has a cache of 64-byte blocks.

A) What is the peak data transfer rate over this bus?

[2 marks]

$$\begin{aligned} \text{Peak transfer rate} &= 2 \text{ transfers/clock} * (64/8) \text{ bytes/transfer} * 1 \text{ G clock/sec} \\ &= 16 * 10^9 \text{ bytes/sec} \end{aligned}$$

B) What is the cache read miss penalty if it takes one bus clock cycle to place the request and 50 cycles to access the memory?

[2 marks]

$$\begin{aligned} \text{Cycle time} &= 1 / f = 1 / 1 \text{ G Hz} = 1 \text{ nsec} \\ \text{Miss penalty} &= \text{request time} + \text{access time} + \text{transfer time} \\ &= 1 \text{ nsec} + 50 \text{ nsec} + 64 \text{ bytes} / (16 * 10^9 \text{ bytes/sec}) \\ &= 55 \text{ nsec} \end{aligned}$$

C) What is the AMAT if the hit rate is 99% and the hit time is 1 ns?

[2 marks]

$$\begin{aligned} \text{AMAT} &= \text{hit time} + \text{miss rate} * \text{miss penalty} \\ &= 1 \text{ nsec} + 0.01 * 55 \text{ nsec} \\ &= 1.55 \text{ nsec} \end{aligned}$$


**Q2.** On a computer that uses 4-KB virtual pages, what is the full page table size of a process assuming that the virtual address is 32 bits and the page table entry is 4 bytes?

[2 marks]

$$\begin{aligned} \text{Page table size} &= \text{size of one entry} * \text{number of entries} \\ &= 4 \text{ bytes} * (2^{32} \text{ bytes} / 4\text{KB}) \\ &= 4 * 2^{32} / 2^{12} \\ &= 4 \text{ MB} \end{aligned}$$

**Q3.** Consider the following diagram of the Sun Fire x4150 1U server, what is the peak transfer rate between the hard disk controller and the North Bridge? [2 marks]

[2 marks]



**The peak transfer rate between the hard disk controller and the North Bridge**

- = peak transfer rate on the PCI-E x 8 bus
- = number of lanes \* lane bandwidth
- = 8 lanes \* 250MB/s/lane
- = 2 GB/s