0907432 Computer Design (Fall 2013) <u>Quiz 2</u>					
	1	الشعبة:	رقم	الرقم التسلسلي:	الأسم:
Instruc the spac	ction ce pr	<u>s</u> : Time 1 ovided ar	15 minutes. Open of limit your ans	en book and notes exam. No elect swer to the space provided. No qu < <i>Good Luck</i> >	ronics. Please answer all problems in estions are allowed.
Q1. Ass also	sume that	e that you this bus h	have a processo has a 1-GHz cloo	or connected to DDR-DRAM mer ck and the processor has a cache o	nory through a 64-bit bus. Assume f 64-byte blocks.
A) V	What	is the pe	ak data transfer	rate over this bus?	[2 marks]
I	Peak	transfer	rate = 2 transf = 16 * 10 ⁹ byt	fers/clock * (64/8) bytes/transfer es/sec	* 1 G clock/sec
B) V	What o acc	at is the cache read miss penalty if it takes one bus clock cycle to place the request and 50 cyc ccess the memory?			
(Cvcle	time	= 1/f = 1/1	$\frac{1}{2}$ Hz = 1 nsec	[2 marks]
N	Miss	penalty	= request time	e + access time + transfer time	
		I J	= 1 nsec + 50 = 55 nsec	nsed + 64 bytes / (16 * 10 ⁹ bytes/	sec)
C) What is the AMAT if the hit rate is 99% and the hit time is 1 ns? [2 ma					
Α	AMA	$\mathbf{T} = \mathbf{hit} \mathbf{t}$	time + miss rate	e * miss penalty	
$= 1 \operatorname{nsec} + 0.01 * 55 \operatorname{nsec}$					
		= 1.55	5 nsec		
Q2. On the v	a co virtua	mputer th ll address	hat uses 4-KB v is 32 bits and the	rtual pages, what is the full page the page table entry is 4 bytes?	able size of a process assuming that
I	Page	table siz	= size $= 4 by$ $= 4 * 2$	of one entry * number of entries tes * *(2 ³² bytes / 4KB) ³² / 2 ¹²	[2 marks]
			= 4 MJ	5	

Q3. Consider the following diagram of the Sun Fire x4150 1U server, what is the peak transfer rate between the hard disk controller and the North Bridge?



The peak transfer rate between the hard disk controller and the North Bridge

- = peak transfer rate on the PCI-E x 8 bus
- = number of lanes * lane bandwidth
- = 8 lanes * 250MB/s/lane
- = 2 GB/s