0907432 Computer Design (Summer 2013) <u>Quiz 2</u>					
عبة: 1	رقم الش	الرقم التسلسلي: رقم ا			
Instructions: Time he space provided	e 20 minutes. and limit you	Open book and not open book and not open book and not open and not open book and not	tes exam. No ele ce provided. No <i>Good Luck></i>	ectronics. Please answe questions are allowed.	r all problems in
and each block hexadecimal by	y associative c is 16 bytes wi /te-addressed c	ache that uses LRC de. Starting from p cache references sh	ower on, complet	e the following table fo plumn.	the [5 marks]
Address	Block Address	Cache Index	Hit or Miss	Miss Type	
00000024	2	2	Miss	Compulsory	-
0000002C	2	2	Hit	-	-
000000A0	Α	2	Miss	Compulsory	-
00000004	0	0	Miss	Compulsory	
0000002C	2	2	Hit	-	<u> 1 pt</u>
00000059	5	1	Miss	Compulsory	
0000006C	6	2	Miss	Compulsory	1)
000000A4	Α	2	Miss	Conflict	←1 pt
L	1 pt	<u>1 pt</u>	_1 pt	1	

Q2. Draw a diagram that shows the TLB and cache interaction of a system with the following specifications: 32-bit virtual address, 4-KB pages, 4-entry fully-associative TLB, and direct-mapped, physically-tagged, 4-KB cache of 4-byte blocks. You must show the widths of all busses and the TLB and the cache hit circuits.

