			090743	32 C	-			esig n Ez			mer	· 201	13)					
	1	عبة:	رقم الث			لي:	ulu	م الت	الرق							ىم:	الاند	
		_	e 50 minutes. Op and limit your ar			ne sp	ace		ded.							r all	==== prob	==== lems
forv the	wardin new v	ng path value v	you have a typical ns are available; no vill be available for es are needed to e	ot ev or rea	en th ding	roug in th	h the	e regi xt cy	ister vcle.	file, Usin	i.e., [•] ıg mı	wher 1lti-c	n the ycle	regis pipel	ter fi ine d	le is	upda	ted,
																	[6	mari
				1	2	3	4	5	6	7	8	9	10	11	12	<u>13</u>	14	15
	lw	R2,	0(R1)	F	D	E	Μ	W										
	add	R2,	R2, R3		F	D	D	D	D	E	Μ	W						
	SW	R2,	0(R1)			F	F	F	F	D	D	D	D	E	Μ	W		
Loo	ac op: lu ac ac	ldi ldi M ld ldi neq	R1, R0, #0 R2, R0, #16 R3, 0(R1) R4, R4, R3 R1, R1, #4 R1, R2, Loo														10	mar
a) b)	Com	plete t	rounds the branch he following table ction, and whether	e to s	pecif	y fo	r eve	ry ex	cecut	ion o				instru	ictior	n its j	predi	ction
[Rou		Branch Prediction		-			h Di			Co	rrect	Pred	ictio	n (Ye	s or	No)?	
	1		NT				Т							No				
	2 NT				Т				No									
	3 T				Т					Yes								
4 T				NT					No									

Q3. Unroll the following loop three times and schedule it for the two-way static scheduling processor studied in the class.

[6 marks]


Loop:	lw	R2,	0(R1)
	add	R2,	R2, R5
	SW	R2,	0(R1)
	addi	R1,	R1, #4
	bneq	R1,	R3, Loop
Loop:	lw	R2,	0(R1)
	add	R2,	R2, R5
	SW	R2,	0(R1)
	lw	R2,	4(R1)
	add	R2,	R2, R5
	SW	R2,	4(R1)
	lw	R2,	8(R1)
	add	R2,	R2, R5
	SW	R2,	8(R1)
	addi	R1,	R1, #12
	bneq	R1,	R3, Loop
Loop:	lw	R2,	0(R1)
	add	R2,	R2, R5
	SW	R2,	0(R1)
	lw	R4,	4(R1)
	add	R4,	R4, R5
	SW	R4,	4(R1)
	lw	R6,	8(R1)
	add	R6,	R6, R5
	SW	R6,	8(R1)
	addi	R1,	R1, #12
	bneq	R1,	R3, Loop

Cycle	ALU/branch	Load/store					
1		lw	R2, 0(R1)				
2	addi R1, R1, #12	lw	R4, 4(R1)				
3	add R2, R2, R5	lw	R6, -4(R1)				
4	add R4, R4, R5	SW	R2, -12(R1)				
5	add R6, R6, R5	SW	R4, -8(R1)				
6	bneq R1, R3, Loop	SW	R6, -4(R1)				
7							
8							
9							
10							
11							

Q4. Design a 256-byte two-way associative cache that has 16-byte blocks. You must specify the width of every memory field and the width of every bus drawn.

[6 marks]

Blocks = 256 / 16 = 16 blocks Sets = 16 /2 = 8 sets <tag> = 32 - <index> - <block off.> = 32 - 3 - 4 = 25 bits



Q5. How many bus cycles are needed to read one 64-byte block from a DDR-SDRAM main memory connected with the processor on a 500-MHz bus? Assume that the bus width is 64 bits and the memory access time is 40 ns.

[6 marks]

```
Cycle time = 1 / 500 MHz = 2 ns
```

Request time = 1 cycle

Access time = 40 ns / 2 ns/cycle = 20 cycles

Data Transfer Time = 64 bytes/block / 8 bytes/xfer / 2 xfers/cycle = 4 cycles

Total Time = 1 + 20 + 4 = 25 cycles