Instructions: Time 45 min . Closed books \& notes. No calculators or mobile phones. No questions are allowed. Show your work clearly and write your final answer in the underlined space. For multiple-choice questions, put an " $x$ " mark for the best answer. Every problem is for 2.5 marks.
Q. The most important thing that the computer designer focuses on when designing a personal computer is:
$\square$ ThroughputUsability
$\square$ Price-Performance $\square$ Scalability
$\square$ Power
Q. A processor takes 2 seconds to execute the floating-point operations of a program and 2 seconds to execute the rest operations. To achieve an overall speedup of 2 on this program, the execution of the floating-point operations should be enhanced by a factor of: $\qquad$ ${ }^{\infty}$ $\qquad$
Speedup $=1 /(1-f+\mathbf{f} / \mathbf{s})$
$\mathrm{f}=2 /(2+2)=0.5$
$2=1 /(1-0.5+0.5 / s)$
$1+1 / \mathrm{s}=1$
$1 / s=0$
$\mathrm{s}=\infty$
Q. The minimum number of instructions needed by an accumulator computer to evaluate " $\mathrm{A}=\mathrm{B}$ * C " is (assume that A , B , and C are variables in the memory): $\qquad$ 3 $\qquad$
ld $B$
mul C
st $\mathbf{A}$
Q. The instruction below uses the memory auto-increment addressing mode, which is not supported in MIPS. In the space provided to the right, implement this instruction using valid MIPS instructions.

Q. The number of anti-dependencies in the following MIPS code sequence is: $\qquad$ 2

```
add r1, r2, r3
addi r2, r1, #1 r2 with r2 in add
sub r3, r1, r2 r3 with r3 in add
```

bne r1, r3, skip
Q. A processor supports multi-cycle operations as described in the class. This processor has the standard F, D, E, M, and W stages, but the floating-point operations go through stages A1, A2, A3, and A4 instead of the E stage. Use pipeline diagrams to determine the minimum number of cycles needed to execute the following code sequence. Assume that the processor uses stalls and register flags to solve data hazards. The number of cycles is: $\qquad$ 14 $\qquad$ (state any assumption you make)

```
1 2 3 4 5 6 7 8 9 0 1 2 3 4
add.d f0, f1, f2 F D A A A A M W
sub.d f3, f0, f4 F D - - - - - A A A A M W
```

I assumed that the register file supports writing and reading in the same cycle (split-cycle operation).
Q. A processor uses Tomasolu's approach to execute instructions out of order. For the following code sequence, assume that the first instruction is issued to reservation station 'Mul1 and the second instruction to 'Add1'. Also assume that the first instruction has not finished.

```
mul.d f2, f0, f8
sub.d f4, f2, f6
```

Complete the following reservation station entry.

| Reservation <br> Station | Busy | Op | Dest. | Source Register |  | Source RS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Fj | Fk | Qj | Qk |
| Add1 | Yes | sub.d | f4 |  | Reg[f6] | Mul1 |  |

Q. A branch history table with $\mathrm{n}=1$ is better than one with $\mathrm{n}=2$ in the following case:
$\square$ Loop executed one iteration $\quad \square$ Loop executed two iterations $\quad \square$ Loop executed 10 iterations
$\square$ Conditional branch that is $\mathbf{1 0}$ times not taken then $\mathbf{1 0}$ times taken
$\square$ None of the above
Q. Assume that you have an $(\mathrm{m}, \mathrm{n})$ correlating branch predictor where $\mathrm{m}=2, \mathrm{n}=2$, and $\mathrm{k}=11$. The size of this predictor in Kbits is
$\qquad$ 16 $\qquad$
Size $=2^{m} * \mathrm{n} * 2^{\mathrm{k}}=2^{2} * 2 * 2^{11}=16$ Kbits
Q. Assume that the following code sequence is executed by a superscalar processor of degree 2 . Assume that this processor uses static scheduling as the example described in the class where the processor has an integer ALU unit and FP unit. Assume that any stage takes one cycle. The number of cycles needed to execute these instructions is: $\qquad$ 6 $\qquad$

$$
123456
$$

$$
\text { lw } \quad \text { R2, } 0(\mathrm{R} 1) \quad \text { FDEMW }
$$

$$
\text { lw } \quad \text { R3, } 4(\mathrm{R} 1) \quad \text { F D }- \text { E M W }
$$

add.d F0, F2, F4 F D A M W
Q. Assume that the following code sequence is executed by a speculative processor. This processor uses reservation stations and reorder buffer. The processor has address calculation unit, memory access unit, and integer ALU unit. Each stage takes one cycle. The number of cycles needed to issue and commit these instructions is: $\qquad$ 8 $\qquad$
$\begin{array}{llllllll}1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}$
lw R2, 0 (R1) I E M W C
lw R3, 4(R1)
I E M W C
add R4, R2, R3
I - - E W C
Q. Consider the instruction sequence shown below. In the space provided to the right, use pipeline scheduling to rewrite this sequence to get faster execution on the 5 -stage MIPS pipeline described in the class.

| lw $r 1$, <br> add $r 1, r 2)$ <br> add $r 1$, <br>  $r 3, r 5$ | lw $r 1$, $0(r 2)$ <br> add $r 6, r 3, r 5$  <br> add $r 1$, $r 1, r 1$ |
| :---: | :---: |

